

This Page Is Inserted by IFW Operations
and is not a part of the Official Record

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images may include (but are not limited to):

- BLACK BORDERS
- TEXT CUT OFF AT TOP, BOTTOM OR SIDES
- FADED TEXT
- ILLEGIBLE TEXT
- SKEWED/SLANTED IMAGES
- COLORED PHOTOS
- BLACK OR VERY BLACK AND WHITE DARK PHOTOS
- GRAY SCALE DOCUMENTS

IMAGES ARE BEST AVAILABLE COPY.

**As rescanning documents *will not* correct images,
please do not report the images to the
Image Problem Mailbox.**

Japanese Patent Laid-Open Publication No. Heisei 9-8205

(TITLE OF THE INVENTION)

RESIN-ENCAPSULATED SEMICONDUCTOR DEVICE

5

(CLAIMS)

1. A resin-encapsulated semiconductor device using a lead frame which is shaped in accordance with a two-step etching process to a body wherein a thickness of inner leads is less than that of the lead frame blank, comprising:

inner leads having the thickness less than that of the lead frame blank; and

terminal columns integrally connected to the inner leads and having the same thickness with the lead frame blank, the terminal columns possessing a column-shaped configuration which is adapted to be electrically connected to an external circuit, the terminal columns being disposed outside of the inner leads in a manner such that they are coupled to the inner leads in a direction orthogonal to the thickness-wise direction thereof, the terminal columns having terminal portions arranged on top ends thereof, the terminal portions being made of solders, etc. and exposed to the outside beyond a resin encapsulate, each inner lead possessing a rectangular cross-section and having four

10

15

20

25

surfaces including a first surface, a second surface, a third surface and a fourth surface, the first surface being flushed with one surface of a remaining portion of the inner lead having the same thickness with the lead frame blank while being opposed to the second surface, and each of the third and fourth surfaces having a concave shape depressed toward the inside of the inner lead.

2. A resin-encapsulated semiconductor device using
10 a lead frame which is shaped in accordance with a two-step
etching process to a body wherein a thickness of inner
leads is less than that of the lead frame blank,
comprising:

15 inner leads having the thickness less than that of the
lead frame blank; and

20 terminal columns integrally connected to the inner
leads and having the same thickness with the lead frame
blank, the terminal columns possessing a column-shaped
configuration which is adapted to be electrically connected
to an external circuit, the terminal columns being disposed
outside of the inner leads in a manner such that they are
coupled to the inner leads in a direction orthogonal to the
thickness-wise direction thereof, portions of top ends of
25 the terminal columns being exposed to the outside beyond a
resin encapsulate, each inner lead possessing a rectangular

cross-section and having four surfaces including a first surface, a second surface, a third surface and a fourth surface, the first surface being flushed with one surface of a remaining portion of the inner lead having the same thickness with the lead frame blank while being opposed to the second surface, and each of the third and fourth surfaces having a concave shape depressed toward the inside of the inner lead.

10 3. The resin-encapsulated semiconductor device as claimed in claims 1 or 2, wherein a semiconductor chip is received inward of the inner leads, and electrodes of the semiconductor chip are electrically connected to the inner leads through wires, respectively.

15 4. The resin-encapsulated semiconductor device as claimed in claim 3, wherein the lead frame has a die pad, and the semiconductor chip is mounted onto the die pad.

20 5. The resin-encapsulated semiconductor device as claimed in claim 3, wherein the lead frame does not have a die pad, and the semiconductor chip is fastened to the inner leads using a reinforcing fastener tape.

25 6. The resin-encapsulated semiconductor device as

claimed in claims 1 or 2, wherein the semiconductor chip is fastened by means of insulating adhesive to the second surfaces of the inner leads on one surface thereof on which the electrodes are located, and the electrodes of the semiconductor chip are electrically connected to the first surfaces of the inner leads through wires, respectively.

7. The resin-encapsulated semiconductor device as claimed in claims 1 or 2, wherein the semiconductor chip is fastened to the second surfaces of the inner leads by bumps thereby to be electrically connected to the inner leads.

[DETAILED DESCRIPTION OF THE INVENTION]

[FIELD OF THE INVENTION]

15 The present invention relates to a resin-encapsulated semiconductor device capable of meeting the requirement for an increase in the number of terminals and resolving problems which are caused in association with position shift and coplanarity of an outer lead.

20

[DESCRIPTION OF THE PRIOR ART]

FIG. 15(a) shows the configuration of a generally known resin-encapsulated semiconductor device (a plastic lead frame package). The shown resin-encapsulated 25 semiconductor device includes a die pad 1511 having a

semiconductor chip 1520 mounted thereon, outer leads 1513 to be electrically connected to the associated circuits, inner leads 1512 formed integrally with the outer leads 1513, bonding wires 1530 for electrically connecting the tips of the inner leads 1512 to the bonding pad 1521 of the semiconductor chip 1520, and a resin 1540 encapsulating the semiconductor chip 1520 to protect the semiconductor chip 1520 from external stresses and contaminants. This resin-encapsulated semiconductor device, after mounting the semiconductor chip 1520 on the bonding pad 1521, is manufactured by encapsulating the semiconductor chip 1520 with the resin. In this resin-encapsulated semiconductor device, the number of the inner leads 1512 is equal to that of the bonding pads 1521 of the semiconductor chip 1520. And, FIG. 15(b) shows the configuration of a monolayer lead frame used as an assembly member of the resin-encapsulated semiconductor device shown in FIG. 15a. Such a lead frame includes the bonding pad 1521 for mounting the semiconductor chip, the inner leads 1512 to be electrically connected to the semiconductor chip, the outer lead 1513 which is integral with the inner leads 1512 and is to be electrically connected to the associated circuits. This also includes dam bars 1514 serving as a dam when encapsulating the semiconductor chip with the resin, and a frame 1515 serving to support the entire lead frame 1510.

Such a lead frame is formed from a highly conductive metal such as a cobalt, 42 alloy(a 42% Ni-Fe alloy), copper-based alloy by a pressing working process or an etching process. FIG. 15(b)(D) is a cross-sectional view taken along the 5 line F1-F2 of FIG. 15(b)(I).

Recently, there has been growing demand for the miniaturization and reduction in thickness of resin-encapsulated semiconductor device employing lead frames like the lead frame (plastic lead frame package) and the 10 increase of the number of terminals of resin-encapsulated semiconductor package as electronic apparatuses are miniaturized progressively and the degree of the integration of semiconductor device increase progressively. Thus, recent resin-encapsulated semiconductor package, 15 particularly quad plate package(QFPs) and thin quad flat packages (TQFPs) have each a greatly increased number of pins.

Lead frames having inner leads arranged at small 20 pitches among lead frames for semiconductor packages are fabricated by a photolithographic etching process, while lead frames having inner leads arranged at comparatively large pitches among lead frames for semiconductor packages are fabricated by press working. However, lead frames having a large number of fine inner leads to be used for 25 forming semiconductor packages having a large number of

Pins are fabricated by subjecting a blank of a thickness on the order of 0.25 mm to an etching process, not a press working.

The etching process for forming a lead frame having fine inner leads will be described hereinafter with reference to FIG. 14. First, a copper alloy or 42 alloy thin sheet of a thickness on the order of 0.25 mm (a lead frame blank 1410) is cleaned perfectly (FIG. 14(a)). Then, a photoresist, such as a water-soluble casein photoresist containing potassium dichromate as a sensitive agent, is spread in photoresist films 1420 over the major surfaces of the thin film as shown in FIG. 14(b).

Then, the photoresist films are exposed, through a mask of a predetermined pattern, to light emitted by a high-pressure mercury lamp, and the thin sheet is immersed in a developer for development to form a patterned photoresist film 1430 as shown in FIG. 14(c). Then, the thin sheet is subjected, when need be, to a hardening process, a washing process and such, and then an etchant containing ferric chloride as a principal component is sprayed against the thin sheet 1410 to etch through portions of the thin sheet 1410 not coated with the patterned photoresist films 1420 so that inner leads of predetermined sizes and shapes are formed as shown in FIG. 14(d).

Then, the patterned resist films are removed, the patterned thin sheet 1410 is washed to complete a lead frame having the inner leads of desired shapes as shown in FIG. 14(e). Predetermined areas of the lead frame thus formed by the etching process are silver-plated. After being washed and dried, an adhesive polyimide tape is stuck to the inner leads for fixation, predetermined tab bars are bent, when need be, and the die pad depressed. In the etching process, the etchant etches the thin sheet in both the direction of the thickness and directions perpendicular to the thickness, which limits the miniaturization of inner lead pitches of lead frames. Since the thin sheet is etched from both the major surfaces as shown in FIG. 14 during the etching process, it is said, when the lead frame has a line-and-space shape, that the smallest possible intervals between the lines are in the range of 50 to 100% of the thickness of the thin sheet. From the viewpoint of forming the outer lead having a sufficient strength, generally, the thickness of the thin sheet must be about 0.125 mm or above. Furthermore, the width of the inner leads must be in the range of 70 to 80 μ m for successful wire bonding. When the etching process as illustrated in FIG. 14 is employed in fabricating a lead frame, a thin sheet of a small thickness in the range of 0.125 to 0.15 mm is used and inner leads are formed by etching so that the

fine tips thereof are arranged at a pitch of about 0.1 mm.

However, recent miniature resin-encapsulated semiconductor package requires inner leads arranged 5 pitches in the range of 0.13 to 0.15 mm, far smaller to 0.165 mm. When a lead frame is fabricated by processing thin sheet of a reduced thickness, the strength of outer leads of such a lead frame is not large enough 10 to withstand external forces that may be applied thereto in the subsequent processes including an assembling process and a chip mounting process. Accordingly, there is a limit to the reduction of the thickness of the thin sheet to enable the fabrication of a minute lead frame having fine leads arranged at very small pitches by etching.

15 An etching method previously proposed to overcome such difficulties subjects a thin sheet to an etching process to form a lead frame after reducing the thickness of portions of the thin sheet corresponding to the inner leads of the lead frame by half-etching or pressing to form 20 the fine inner leads by etching without reducing the strength of the outer leads. However, problems arise in accuracy in the subsequent processes when the lead frame is formed by etching after reducing the thickness of the portions corresponding to the inner leads by pressing; for 25 example, the smoothness of the surface of the plated areas

is unsatisfactory, the inner leads cannot be formed in a flatness and a dimensional accuracy required to clamp the lead frame accurately for bonding and molding, and a platemaking process must be repeated twice making the lead fabricating process intricate. It is also necessary to repeat a platemaking process twice when the thickness of the portions of the thin sheet corresponding to the inner leads is reduced by half etching before subjecting the thin sheet to an etching process for forming the lead frame, which also makes the lead frame fabricating process intricate. Thus, this previously proposed etching method has not yet been applied to practical lead frame fabricating processes.

15 (SUBJECT MATTERS TO BE SOLVED BY THE INVENTION)

On the other hand, because a pitch among inner leads is made narrow as the number of terminals is increased, it is considered important to know whether a problem is caused or not in association with position shift or coplanarity of an outer lead when implementing a chip mounting process. Accordingly, the present invention has been made in an effort to solve the problems occurring in the related art, and an object of the present invention is to provide a resin-encapsulated semiconductor device capable of meeting the requirement for an increase in the number of terminals.

and resolving problems which are caused in assoc;
position shift and coplanarity of an outer lead.

(MEANS FOR SOLVING THE SUBJECT MATTERS)

5 According to one aspect of the present invention there is provided a resin-encapsulated semiconductor device using a lead frame which is shaped in accordance with a two-step etching process to a body wherein a thickness of the inner leads is less than that of the lead frame blank; and terminal columns 10 comprising inner leads having the thickness less of the lead frame blank; and terminal columns 15 connected to the inner leads and having the same thickness as with the lead frame blank, the terminal columns 20 having a column-shaped configuration which is adapted electrically connected to an external circuit, the columns being disposed outside of the inner lead frame blank in a manner such that they are coupled to the inner leads in a direction orthogonal to the thickness-wise direction thereof, the terminal columns 25 having terminal portions arranged on top ends thereof, the terminal portions being made of solder, etc. and exposed to the outside being resin encapsulated, outer surfaces of the terminal columns also being exposed to the outside beyond the encapsulate, each inner lead possessing a rectangular cross-section and having four surfaces including a

surface, a second surface, a third surface and a fourth surface, the first surface being flushed with one surface of a remaining portion of the inner lead having the same thickness with the lead frame blank while being opposed to the second surface, and each of the third and fourth surfaces having a concave shape depressed toward the inside of the inner lead.

According to another aspect of the present invention there is provided a resin-encapsulated semiconductor device using a lead frame which is shaped in accordance with a two-step etching process to a body wherein a thickness of inner leads is less than that of the lead frame blank comprising: inner leads having the thickness less than that of the lead frame blank; and terminal columns integral connected to the inner leads and having the same thickness with the lead frame blank, the terminal columns possessing a column-shaped configuration which is adapted to be electrically connected to an external circuit, the terminal columns being disposed outside of the inner leads in a manner such that they are coupled to the inner leads in a direction orthogonal to the thickness-wise direction thereof, portions of top ends of the terminal columns being exposed to the outside beyond a resin encapsulate, outer surfaces of the terminal columns also being exposed to the outside beyond the resin encapsulate, each inner lead

possessing a rectangular cross-section and having four surfaces including a first surface, a second surface, a third surface and a fourth surface, the first surface being flushed with one surface of a remaining portion of the
5 inner lead having the same thickness with the lead frame blank while being opposed to the second surface, and each of the third and fourth surfaces having a concave shape depressed toward the inside of the inner lead.

According to another aspect of the present invention,
10 a semiconductor chip is received inward of the inner leads, and electrodes (pads) of the semiconductor chip are electrically connected to the inner leads through wires, respectively. According to another aspect of the present invention, the lead frame has a die pad, and the
15 semiconductor chip is mounted onto the die pad. According to another aspect of the present invention, the lead frame does not have a die pad, and the semiconductor chip is fastened to the inner leads using a reinforcing fastener tape. According to still another aspect of the present invention, the semiconductor chip is fastened by means of
20 insulating adhesive to the second surfaces of the inner leads on one surface thereof on which the electrodes are located, and the electrodes of the semiconductor chip are electrically connected to the first surfaces of the inner
25 leads through wires, respectively. According to yet still

another aspect of the present invention, the semiconductor chip is fastened to the second surfaces of the inner leads by bumps thereby to be electrically connected to the inner leads. In the above descriptions, in the case that the terminal columns have terminal portions which are arranged on top ends of the terminal columns, with the terminal portions made of solders, etc. and exposed to the outside beyond the resin encapsulate, while it is the norm that the terminal portions comprising the solders, etc. are exposed to the outside beyond the resin encapsulate, it is not necessarily required for the terminal portions to be projected beyond the resin encapsulate. Moreover, while it is possible to use the outside surfaces of the terminal columns while they are not encapsulated by the resin encapsulate and they are exposed to the outside, the outside surfaces of the terminal columns which are not encapsulated by the resin encapsulate, can be covered by a protective frame using adhesive, etc.

20 [WORKING FUNCTIONS]

The resin-encapsulated semiconductor device in accordance with the present invention can meet a demand for an increase in the number of terminals. At the same time, in the resin-encapsulated semiconductor device, because the forming process of the outer leads as in the case of using

a mono-layered lead frame shown in FIG. 13(b) is not required, it is possible to provide a semiconductor device in which no problems are caused in association with position shift and coplanarity of the outer leads. More particularly, the use of a multi-pinned lead frame shaped in a manner that inner leads have a thickness less than that of the lead frame blank by a two-step etching process, that is, the inner leads are arranged at a fine pitch, can meet a demand for an increase in the pin number of the semiconductor device. Furthermore, by using the lead frame which is fabricated by a two-step etching process as will be described later with reference to FIG. 1, the second surface of each inner lead has coplanarity, and is excellent in wire-bonding property. In addition, since the first surface of the inner lead is also a flat surface and the third and fourth surfaces are depressed toward the inside of the inner lead, the inner leads are stable and coplanarity width upon wire bonding process can be enlarged.

20

(EMBODIMENTS)

Embodiments of the resin-encapsulated semiconductor device in accordance with the present invention will now be described with reference to the attached drawings. First, 25 a resin-encapsulated semiconductor device in accordance

With a first embodiment of the present invention described hereinafter with reference to FIGs. 1 to 3. FIG. 1(a) is a cross-sectional view of the encapsulated semiconductor device according to the embodiment of the present invention. FIG. 1(b) is a sectional view of an inner lead taken along the line of FIG. 1(a), and FIG. 1(c) is a cross-sectional view of a terminal column taken along the line B1-B2 of FIG. 1(a). Moreover, FIG. 2(a) is a perspective view of the encapsulated semiconductor device according to the embodiment of the present invention, FIG. 2(b) is a view of the resin-encapsulated semiconductor device of FIG. 2(a), and FIG. 2(c) is a bottom view of the encapsulated semiconductor device of FIG. 2(a). In FIGS. 1 and 2, a drawing reference numeral 100 represents an encapsulated semiconductor device, 110 a semiconductor chip, 111 electrodes (pads), 120 wires, 130 a lead, 131 inner leads, 131Aa a first surface, 131Ab a second surface, 131Ac a third surface, 131Ad a fourth surface, 132 terminal columns, 133A terminal portions, 133B surfaces, 133S a top surface, 135 a die pad, and 136 a resin encapsulate.

In the resin-encapsulated semiconductor device according to the first embodiment, as shown in FIG. 1(a), the semiconductor chip 110 is placed inward of the inner leads 131.

leads 131. As can be readily seen from FIG. 1(a), the semiconductor chip 110 is mounted on the die pad 135 at one surface thereof which is opposed to the other surface thereof where the electrodes (pads) 111 of the semiconductor chip 110 are arranged. Each electrode pad 111 is electrically connected to the second surface 131A₂ of the inner lead 131 through the wire 120. The electrical connection between the resin-encapsulated semiconductor device 100 of this embodiment and an external circuit is achieved by mounting the resin-encapsulated semiconductor device 100 via the terminal portions 133A each being made of a semi-spherical solder, on a printed circuit substrate, with the terminal portions 133A located on the top surfaces 133S of the terminal columns 133, respectively. In the resin-encapsulated semiconductor device of the first embodiment of the present invention, it is not necessarily required to provide a protective frame 190, and instead, a structure, as shown in FIG. 1(d), in which no protective frame is used can be adopted.

The lead frame 130 used in the semiconductor device 100 according to the first embodiment is made of a 42% nickel-iron alloy. Therefore, the lead frame 130A which has a contour as shown in FIG. 9(a) and is shaped by an etching process, is used as the lead frame 130. The lead frame 130 has inner leads 131 which are shaped to have a

thickness less than that of the terminal columns 133 or other portions. Dam bars 136 serve as a dam when encapsulating the semiconductor chip 110 with a resin. Moreover, although the lead frame 130A which is processed by etching to have the contour as shown in FIG. 9(a) is used in this embodiment, the lead frame is not limited to such a contour because portions except the inner leads 131 and the terminal columns 133 are not necessary. The inner leads 131 have a thickness of 40 mm whereas the portions 5 of the lead frame 130 other than the inner leads 131 have a thickness of 0.15 mm which corresponds to the thickness of the lead frame blank. The other portions of the lead frame 130 except the inner leads 131 may not have the thickness of 0.15 mm, but have a thickness of 0.125 mm-0.50 mm which 10 is thinner. The tips of the inner leads 131 have a small pitch of 0.12 mm so as to achieve an increase in the number of terminals for semiconductor devices. The second face 131Ab of the inner lead 131 has a substantially flat profile so as to allow an easy wire bonding thereon. Also, 15 as shown in FIG. 1(b), because the third and fourth faces 131Ac and 131Ad have a concave shape which is depressed toward the inside of the associated inner lead, a high strength can be obtained even though the second face (wire bonding surface) 131Ab is narrowed. 20
25 In the present embodiment, since twisting does not

occur in the inner leads 131 irrespective of whether the inner leads 131 is long or not. The inner leads having the contour, as shown in FIG. 9(a), in which the tips of the inner leads 131 are separated one from another, are prepared by the etching process, and the inner leads are resin-encapsulated after mounting the semiconductor chip thereon as will be described later. However, where the inner leads 131 are long in their length and have a tendency for the generation of twisting therein, it is impossible to fabricate the lead frame by etching to have the contour as shown in FIG. 9(a). Therefore, after etching the lead frame in a state where the tips of the inner leads are fixed to the connecting portion 131B as shown in FIG. 9(c)(1), the inner leads 131 are fixed with the reinforcing tape 160 as shown in FIG. 9(c)(D). Then, the connecting portions 131B which are not necessary in the fabrication of the resin-encapsulated semiconductor device are removed by a press as shown in FIG. 9(c)(H), and a semiconductor device is then mounted on the lead frame.

Hereinafter, a method for the fabrication of the resin-encapsulated semiconductor device will now be described with reference to FIG. 8. First, the lead frame 130A, as shown in FIG. 9(a), which is shaped by the etching process as will be described later, is prepared such that the second surfaces 131Ab of the inner leads 131 are

directed upward (FIG. 8(a)).

Then, the semiconductor chip 110 is mounted onto the die pad 135 such that the surfaces of the semiconductor chip 110 on which the electrodes 111 are arranged, are directed upward (FIG. 8(b)).

Next, after the semiconductor chip 110 is fastened onto the die pad 135, the electrodes 111 of the semiconductor chip 110 and the second surfaces 131AB of the inner leads 131 are bonded with each other using wires 110 (FIG. 8(c)).

Subsequently, encapsulation is carried out with the conventional resin encapsulate 140. Thereafter, unnecessary portions of the lead frame 130 which are protruded from the resin encapsulate 140 are cut by a press to form terminal columns 133 and also the side surfaces 133B of the terminal columns 133 (FIG. 8(d)).

Then, the dam bars 136, the frame portions 137, etc. of the lead frame 130A as shown in FIG. 9 are removed. Next, the terminal portions 133A each made of the semi-spherical solder are arranged on the outer surface of each terminal column 133 to fabricate a resin-encapsulated semiconductor device (FIG. 8(e)).

Thereafter, the protective frame 180 is arranged by means of adhesive around an entire outer surface of the resultant structure in such a manner that the side surfaces

of the terminal columns 133 are covered thereby (FIG. 6(f)). At this time, the protective frame 160 functions to reinforce the semiconductor device. In other words, the protective frame 160 serves to prevent moisture from leaking into a gap between the resin encapsulate and the terminal columns due to the fact that the side surfaces of the terminal columns are exposed to the outside, whereby a crack is not formed in the semiconductor device and the breakage of the semiconductor device is avoided. However, persons skilled in the art will readily appreciate that it is not necessarily required to provide the protective frame 160. Also, when such an encapsulating process by the resin is carried out using a desired mold, the encapsulating process is implemented in a state wherein the outer side surfaces of the terminal columns of the lead frame are somewhat protruded out of the resin encapsulate.

A method for etching the lead frame of the first embodiment will now be described in conjunction with the attached drawings. FIG. 11 is of cross-sectional views respectively illustrating sequential steps of the etching process for the lead frame of the first embodiment. In particular, the cross-sectional views of FIG. 1 correspond to a cross section taken along the line D1-D2 of FIG. 9(a). In FIG. 11, the reference numeral 1110 denotes a lead frame blank, 1120A and 1120B resist patterns, 1130 first opening,

1140 second openings, 1150 first concave portions, 1160 second concave portions, 1170 flat surfaces, and 1180 an etch-resistant layer. First, a water-soluble casein resist using potassium dichromate as a sensitive agent is coated over both surfaces of the lead frame blank 1110 made of a 42% nickel-iron alloy and having a thickness of about 0.13 mm. Using desired pattern plates, the resist films are patterned to form resist patterns 1120A and 1120B having first opening 1130 and second openings 1140, respectively (FIG. 11(a)).

The first opening 1130 is adapted to etch the lead frame blank 1110 to have a flat etched bottom surface to a thickness smaller than that of the lead frame blank 1110 in a subsequent process. The second openings 1140 are adapted to form desired shapes of tips of inner leads. Although the first opening 1130 includes at least an area forming the tips of the inner leads 1110, a topology generated by partially thinned portion by etching in a subsequent process can cause hindrance in a taping process or a clamping process for fixing the lead frame. Thus, an area to be etched needs to be large without being limited to fine portions of the tips of the inner leads. Thereafter, both surfaces of the lead frame blank 1110 formed with the resist patterns are etched using a 48 Be' ferric chloride solution of a temperature of 57°C at a spray pressure of

2.5 kg/cm². The etching process is terminated at the point of time when first recesses 1150 etched to have a flat etched bottom surface have a depth h corresponding to $2/3$ of the thickness of the lead frame blank (FIG. II(c)).

5 Although both surfaces of the lead frame blank 1110 are simultaneously etched in the primary etching process, it is not necessary to simultaneously etch both surfaces of the lead frame blank 1110. The reason why both surfaces of the lead frame blank 1110 are simultaneously etched, as in 10 this embodiment, is to reduce the etching time taken in a secondary etching process as will be described later. The total time taken for the primary and secondary etching processes is less than that taken in the case of etching of only one surface of the lead frame blank on which the 15 resist pattern 1120A is formed. Subsequently, the surface provided with the first recesses 1150 respectively etched at the first opening 1130 is entirely coated with an etch-resistant hot-melt wax (acidic wax type MR-WB6, The Incotec Inc.) by a die coater to form an etch-resistant layer 1180 so as to fill up the first recesses 1150 and to 20 cover the resist pattern 1120A (FIG. II(c)).

It is not necessary to coat the etch-resistant layer 1180 over the entire portion of the surface provided with the resist pattern 1120A. However, it is preferred that 25 the etch-resistant layer 1180 be coated over the entire

portion of the surface formed with the first recesses and first opening 1130, as shown in FIG. 11(c), because it is difficult to coat the etch-resistant layer 1180 on the surface portion including the first recesses.

5 Although the etch-resistant layer 1180 wax employed in this embodiment is an alkali-soluble wax, any surface-resistant to the etching action of the etchant solution remaining somewhat soft during etching may be used.

10 For forming the etch-resistant layer 1180 is not limited to the above-mentioned wax, but may be a wax of a UV-type. Since each first recess 1150 etched by the primary etching process at the surface formed with the pattern is adapted to form a desired shape of the inner lead to be filled up with the etch-resistant layer 1180, it is further etched in the following secondary etching process. The etch-resistant layer 1180 also enhances the mechanical strength of the lead frame blank for the second etching process, thereby enabling the second etching process to be conducted while keeping a high accuracy. It is

15 possible to enable a second etchant solution to be sprayed at an increased spraying pressure, for example, 2.5 kg or above, in the secondary etching process. The increased spraying pressure promotes the progress of etching in direction of the thickness of the lead frame blank in

20 secondary etching process. Then, the lead frame blank

25

surfaces 131Aa of the tips of the inner leads as shown in FIG. 1, are flushed with one surfaces of remaining portions of the inner leads having the same thickness with the lead frame while being opposed to the second surfaces 131Ab, and the third and fourth surfaces are formed to have a concave shape which is depressed toward the inside of the inner leads. Where a semiconductor chip is mounted on the second surfaces 131Ab of the inner leads by means of bumps for an electrical connection therebetween, as in a semiconductor device according to a third embodiment as will be described hereinafter, an increased tolerance for the connection by bumps is obtained when the second surface 131Ab has a concave shape depressed toward the inside of the inner lead. To this end, an etching method shown in FIG. 12 is adopted in this case. The etching method shown in FIG. 12 is the same as that of FIG. 11 in association with its primary etching process. After completion of the primary etching process, the etching method is conducted in a manner different from that of the etching method of FIG. 11 in that the second etching process is conducted at the side of the first recesses 1150 after filling up the second recesses 1160 by the etch-resist layer 1180, thereby completely perforating the second recesses 1160. At this time, by implementing the primary etching process, etching at the side of the second openings 1140 is performed in a

sufficient manner. The cross section of each inner lead, including its tip, formed in accordance with the etching method of FIG. 12, has a concave shape depressed toward the inside of the inner lead at the second surface 131Ab, as shown in FIG. 6(b).

The etching method in which the etching process is conducted at two separate steps, respectively, as in that of FIGs. 11 and 12, is generally called a "two-step etching method". This etching method is advantageous in that a desired fineness can be obtained. The etching method used to fabricate the lead frame 130A of the first embodiment shown in FIG. 9 involves the two-step etching method and the method for forming a desired shape of each lead frame portion while reducing the thickness of each pattern formed. In particular, the etching method makes it possible to achieve a desired fineness. In accordance with the method illustrated in FIGs. 11 and 12, the fineness of the tip of each inner lead 131A formed by this method is dependent on the shape of the second recesses 1160 and the thickness t of the inner lead tip which is finally obtained. For example, where the blank has a thickness t reduced to 50 μm , the inner leads can have a fineness corresponding to a lead width W_1 of 100 μm and a tip pitch p of 0.15 mm, as shown in FIG. 11(e). In the case of using a small blank thickness t of about 30 μm and a lead

width W_1 of 70 μm , it is possible to form inner leads having a fineness corresponding to an inner lead pitch p of 0.12 μm . Of course, it may be possible to form inner leads having a further reduced tip pitch by adjusting the blank thickness t and the lead width W_1 . That is to say, an inner lead tip pitch p up to 0.08 μm , a blank thickness up to 25 μm , and a lead width W_1 up to 40 μm can be obtained.

In the case where twisting of the inner leads does not occur in the fabricating process, as in the case where the inner leads are short in their length, a lead frame illustrated in FIG. 9(a) can be directly obtained. However, where the inner leads are long in length as compared to those of the first embodiment, the inner leads have tendency for the generation of twisting. Thus, in this case, the lead frame is obtained by etching in a state where the tips of the inner leads are bound to each other by a connecting member 131B as shown in FIG. 9(c)(1). Then, the connecting member 131B which is not necessary for the fabrication of a semiconductor package is cut off by means of a press to obtain a lead frame shaped as shown in FIG. 9(a).

Moreover, as described above, where unnecessary portions in a structure shown in FIG. 9(c)(1) are cut to obtain the lead frame having the contour shown in FIG.

9(a), a reinforcing tape 160 (a polyimide tape is generally used, as shown in FIG. 9(a)(A)). While the connecting member 131B is cut off by means of a press to obtain the contour shown in FIG. 9(a)(B), a semiconductor device is mounted on the lead frame still having the reinforcing tape attached thereto. Also, the mounted semiconductor device is encapsulated with a resin in a condition where the lead frame still has the tape. The line E11-E12 illustrates a cut portion.

10 The tip of the inner lead 131 of the lead frame used in the semiconductor device of this first embodiment has a cross-sectional shape as shown in FIG. 13(1)(a). The tip 131A has an etched flat surface (second surface) 131AB which is substantially flat and therefore has a width W_1 slightly greater than the width W_2 of an opposite surface. The widths W_1 and W_2 (about 1000 μ m) are more than the width W at the central portion of the tips when viewed in the direction of the inner lead thickness. Thus, the tip of the inner lead has a cross-sectional shape having opposite wide surfaces. To this end, although either of the opposite surfaces of the tip 131A can be easily electrically connected to a semiconductor device (not shown) by a wire 120A or 120B, this embodiment illustrates the use of the etched flat surface for wire-bonding as shown in FIG. 13(D)(a). In FIG. 13, a reference numeral

131Ab depicts an etched flat surface, 131Aa a surface of a lead frame blank, and 121A and 121B, respectively, a plated portion. In the case of FIG. 13(B)(a), there has particularly excellent in wire-bonding property, because the etched flat surface does not have roughness. FIG. 13(B) shows that the tip 1331B of the inner lead of the lead frame fabricated according to the process illustrated in FIG. 14 is wire-bonded to a semiconductor device. In this case, however, both the opposite surfaces of the tip 1331B of the inner lead are flat, but have a width smaller than that in a direction of the inner lead thickness. In addition to this, as both the opposite surfaces of the tip 1331B is formed of surfaces of the lead frame blank, these surfaces have an inferior wire-bonding property as compared to that of the etched flat surface of this first embodiment. FIG. 13(B) shows that the inner lead tip 1331C or 1331D, obtained by thinning in its thickness by a means of a press (coining) and then by etching, is wire-bonded to a semiconductor device (not shown). In this case, however, a pressed surface of the inner lead tip is not flat as shown FIG. 13(B). Thus, the wire-bonding on either of the opposite surfaces as shown in FIG. 13(B)(a) or FIG. 13(B)(b) often results in an insufficient wire-bonding stability and a problematic quality. The drawing reference numeral 1331Ab represents a coining surface.

A modified example of the resin-encapsulated semiconductor device in accordance with the first embodiment of the present invention will be described hereinafter. FIGS. 3(a) through 3(e) are cross-sectional views of the modified example of the resin-encapsulated semiconductor device in accordance with the first embodiment of the present invention. The semiconductor device of the modified example as shown in FIG. 3(a), is different from that of the first embodiment in that a position of the die pad 135 is changed, that is, the die pad 135 is exposed to the outside. By the fact that the die pad 135 is exposed to the outside, the heat dissipation property is improved as compared to the first embodiment. Also, in the semiconductor device of the modified example as shown in FIG. 3(b), because the die pad 135 is exposed to the outside, the heat dissipation property is improved as compared to the first embodiment. Unlike the first embodiment or the modified example as shown in FIG. 3(a), in the present modified example as shown in FIG. 3(b), because a direction of the semiconductor device 110 is changed, the first surfaces of the lead frame are established as the wire bonding surfaces. The modified examples as shown in FIGS. 3(c), 3(d) and 3(e), illustrate semiconductor devices which are obtained by modifying the semiconductor devices of the first embodiment, the modified

example as shown in FIG. 3(a) and the modified example as shown in FIG. 3(b), wherein the semi-spherical solders are not used, and instead, the top surfaces of the terminal columns are directly used as the terminal portions, whereby an entire manufacturing procedure can be simplified.

Next, a resin-encapsulated semiconductor device in accordance with a second embodiment of the present invention will be described. FIG. 4(a) is a cross-sectional view of the resin-encapsulated semiconductor device in accordance with the second embodiment of the present invention, FIG. 4(b) is a cross-sectional view illustrating inner leads, taken along the line A3-A4 of FIG. 4(a), and FIG. 4(c) is a cross-sectional view illustrating a terminal column, taken along the line B3-B4 of FIG. 4(a). Because an outer appearance of the semiconductor device of the second embodiment is substantially the same as that of the first embodiment, it is not illustrated in the drawings. In FIG. 3, the drawing reference numeral 200 represents a semiconductor device, 210 a semiconductor chip, 211 electrodes (pads), 220 wires, 230 a lead frame, 231 inner leads, 231Ab a second surface, 231Ac a third surface, 231Ad a fourth surface, 233 terminal columns, 233A terminal portions, 233B side surfaces, 233S top surfaces, 240 a resin encapsulate, and 270 a reinforcing fastener tape. In the semiconductor device of

this second embodiment, the lead frame 230 does not have a die pad, the semiconductor chip 210 is fastened to the inner leads 231 by the reinforcing fastener tape 230, and the semiconductor chip 210 is electrically connected at its electrodes (pads) 211 to the second surfaces 231ab of the inner leads 231 by wires 220. Also, in the case of this 5 second embodiment, similarly to the first embodiment, the electrical connection between the resin-encapsulated semiconductor device 200 of this embodiment and an external circuit is achieved by mounting the resin-encapsulated 10 semiconductor device 200 via the terminal portions 233A each being made of a semi-spherical solder, on a printed circuit substrate, with the terminal portions 233A located on the top surfaces 233S of the terminal columns 233, 15 respectively.

In addition, the semiconductor device of this second embodiment does not have a die pad as shown in FIGs. 10(a) and 10(b). The manufacturing method of the semiconductor device of this embodiment using the lead frame 230A which 20 is shaped by the etching process is substantially the same as that of the first embodiment except that, while in the case of the first embodiment, the wire bonding process and resin encapsulating process are performed in a state wherein the semiconductor chip is fastened to the inner 25 leads, in the case of the second embodiment, the wire

bonding process and resin encapsulating process are performed in a state wherein the semiconductor chip 210 is fastened together with the inner leads 231 by the reinforcing fastener tape 260. Also, the cutting process for the unnecessary portions and the terminal portion forming process after resin encapsulating process are implemented in the same way as the first embodiment. The lead frame 230 as shown in FIG. 10(a) is obtained in the same manner by which the lead frame 130A as shown in FIG. 9(a) is obtained. In other words, by cutting the resultant structure obtained after etching the structure as shown in FIG. 10(c)(1), the contour as shown in FIG. 10(a) is obtained. At this time, the conventional reinforcing fastener tape 260 (the polyimide tape) as shown in FIG. 10(c)(D), which performs a reinforcing function is used.

FIG. 5(a) through 5(c) are cross-sectional views illustrating modified examples of the semiconductor device of the second embodiment. The semiconductor device as shown in FIG. 5(a) is different from the semiconductor device of the second embodiment, in that the surface of the semiconductor chip thereof which has the electrodes is directed downward. The modified examples as shown in FIGs. 5(b) and 5(c), illustrate semiconductor devices which are obtained by modifying the semiconductor devices of the second embodiment and the modified example as shown in FIG.

5(a), wherein the semi-spherical solders are not used, and instead, the top surfaces of the terminal columns are directly used as the terminal portions. In these examples, because a protective frame is not used and the side surfaces 333B of the terminal columns 333 are exposed to the outside, a checking operation by a test, etc. can be easily performed.

Hereinafter, a resin-encapsulated semiconductor device in accordance with a third embodiment of the present invention will be described. FIG. 6(a) is a cross-sectional view of the resin-encapsulated semiconductor device of the third embodiment, FIG. 6(b) is a cross-sectional view illustrating inner leads, taken along the line A5-A6 of FIG. 6(a), and FIG. 6(c) is a cross-sectional view illustrating a terminal column, taken along the line B5-B6 of FIG. 6(b). Because an outer appearance of the semiconductor device of this third embodiment is substantially the same as that of the first embodiment, it is not illustrated in the drawings. In FIG. 6, the drawing reference numeral 300 represents a semiconductor device, 310 a semiconductor chip, 312 bumps, 330 a lead frame, 331 inner leads, 331Aa a first surface, 331Ab a second surface, 331Ac a third surface, 331Ad a fourth surface, 333 terminal columns, 333A terminal portions, 333B side surfaces, 333S top surfaces, 340 a resin encapsulate, and 350 a

reinforcing fastener tape. In the semiconductor device of this third embodiment, the semiconductor chip 310 is fastened to the second surfaces 331Ab of the inner leads 331 by the bumps 311 thereby to be electrically connected to the second surfaces 331Ab. The lead frame 330 has a contour as shown in FIGs. 10(a) and 10(b), which is formed by the etching process of FIG. 11. As shown in FIG. 13(1)(b), both widths W1A and W2A (about 100 μ m) at top and bottom ends of the inner leads 331 are larger than a width WA at a center portion in a thickness-wise direction. Due to the fact that the second surfaces 331Ab of the inner leads 331 is depressed toward the inside of the inner leads and the first surfaces 331Aa are flat, a desired fineness can be obtained. Also, when the second surfaces 331Ab of the inner leads 331 are electrically connected to the semiconductor chip via bumps, easy connection can be accomplished as shown in FIG. 13(2)(b). Further, in the case of this third embodiment, as in the case of the first and second embodiments, the electrical connection between the resin-encapsulated semiconductor device 300 of this embodiment and an external circuit is achieved by mounting the resin-encapsulated semiconductor device 300 via the terminal portions 333A each being made of a semi-spherical solder, on a printed circuit substrate, with the terminal portions 333A located on the top surfaces of the terminal

columns 333, respectively.

In addition, unlike the semiconductor device of the first embodiment, the semiconductor device of this third embodiment uses a lead frame which is shaped by the etching process as shown in FIG. 12. However, the manufacturing method of the semiconductor device of this embodiment is substantially the same as that of the first embodiment except that, while in the case of the first embodiment, the wire bonding process and resin encapsulating process are performed in a state wherein the semiconductor chip is fastened to the inner leads, in the case of this third embodiment, the wire bonding process and resin encapsulating process are performed in a state wherein the semiconductor chip 310 is fastened to the inner leads 331 via the bumps. Also, the cutting process for the unnecessary portions and the terminal portion forming process after resin encapsulating process are implemented in the same way as the first embodiment.

FIG. 6(d) is a cross-sectional view illustrating a modified example of the semiconductor device in accordance with the third embodiment of the present invention. In the modified example of the semiconductor device as shown in FIG. 6(d), the terminal portions each comprising the semi-spherical solder are not provided, and the top surfaces of the terminal columns are directly used as the terminal

portions. Because the protective frame is not used and the side surfaces 333B of the terminal columns 333 are exposed to the outside, a checking operation by a test, etc. can be easily performed.

5 Hereinafter, a resin-encapsulated semiconductor device in accordance with a fourth embodiment of the present invention will be described. FIG. 7(a) is a cross-sectional view of the resin-encapsulated semiconductor device of the fourth embodiment, FIG. 7(b) is a cross-sectional view illustrating inner leads, taken along the line A7-A8 of FIG. 7(a), and FIG. 7(c) is a cross-sectional view illustrating a terminal column, taken along the line B7-B8 of FIG. 7(b). Because an outer appearance of the semiconductor device of this fourth embodiment is substantially the same as that of the first embodiment, it is not illustrated in the drawings. In FIG. 7, the drawing reference numeral 400 represents a semiconductor device, 410 a semiconductor chip, 411 pads, 430 a-lead frame, 431 inner leads, 431Aa a first surface, 431Ab a second surface, 431Ac a third surface, 431Ad a fourth surface, 433 terminal columns, 433A terminal portions, 433B side surfaces, 433S top surfaces, 440 a resin encapsulate, and 470 insulating adhesive. In the semiconductor device of this fourth embodiment, one surface of the semiconductor chip 410 on which the pads 411 are disposed is fastened to the second

surfaces 431Ab of the inner leads 431 by the insul. adhesive 470, and the pads 411 and the first surfaces of the inner leads 431 are electrically connected with other by wires 420. The semiconductor device of 5 fourth embodiment uses the same lead frame which is use the third embodiment, which has the contour as shown FIG. 10(a) and 10(b). Also, in the case of this embodiment, as in the case of the first and sec 10 embodiments, the electrical connection between the res encapsulated semiconductor device 400 of this embodiment and an external circuit is achieved by mounting the res encapsulated semiconductor device 400 via the terminal portions 433A each being made of a semi-spherical solder on a printed circuit substrate, with the terminal portion 15 433A located on the top surfaces of the terminal column 433, respectively.

FIG. 7(d) is a cross-sectional view illustrating modified example of the semiconductor device in accordance with the fourth embodiment of the present invention. 20 the modified example of the semiconductor device as show in FIG. 7(d), the terminal portions each comprising the semi-spherical solder are not provided, and the top surfaces of the terminal columns are directly used as the terminal portions. Because the protective frame is not 25 used and the side surfaces 433B of the terminal columns 433

are exposed to the outside, a checking operation by a test, etc. can be easily performed.

(EFFECTS OF THE INVENTION)

5 The present invention provides a resin-encapsulated semiconductor device employing the above-mentioned lead frame, which is capable of meeting a demand for the increased terminal number. Furthermore, the resin-encapsulated semiconductor device in accordance with this
10 invention does not require a process of cutting or bending the dam bars as in the case of using a lead frame having outer leads as shown in FIG. 13(b). As a result of this, the resin-encapsulated semiconductor device does not have a problem in that the outer leads are bent, or a problem
15 associated with coplanarity. In addition to these advantages, the resin-encapsulated semiconductor device has a shortened interconnection length as compared to the QTP or the BGA, whereby the semiconductor device can be reduced in a parasitic capacity, and shortened in a transfer delay
20 time.

59:543 v1

特開平9-8205

(1)公案 E 五五三 (1957) : 1 : 1

(S1) Int. Cl. *

四三九

F 1
R012 23/50

23/12

13/13

100卷9期 8月27-1994年

111-0888 8574 (1995) 681-1

000002897

卷之三

(12) 月 29 日 五 月 二

東漢書卷之三

大日本圖書館藏書

111) 電話 二四六

支那民族圖書館

大日本勸業博覽會




卷之三十一 人物志 小言

(54) (児童の名前) 佐藤寛平(さとう かんぱう)

(卷之三)

(目的) 多元化に力を与え、且つ、アフターリードの位置づけや平野性の問題にも対応できる形で止留を実現する手段を示す。

〔原註〕 一般的に連結したリードフレーム部分と同じ
部との外側回路と接続するための端子の端子を133と
を表す。且つ、端子はインナーリードの外側部にあい
てインナーリードに対しても好み方間に接続して置けられ
ており、端子部の外側部に半導体からなる端子部を表す。
17. 端子部を剥離部床部から露出させ、端子部の外側
部の側面を剥離部床部から露出させており、インナーリードは、剥離部が端子部で第1回131A8、第2
回A9、第3回A10、第4回A10の4箇所を剥しておこう。
かつ第1回にリードフレーム端子と同じ部この他の部分
の一方の端と同一平面上にあって第2回に向きてお
り、第3回、第4回はインナーリードの内部に向かって
込んだ状態に形成されておこう。



リード式元板のエッチングによる加工を実行しておるが、これが原因とされてゐる。

〔0004〕しかしながら、近々、おは片山幸二がおこ
こは、小パンケージでは、まだ電子であらインテリードのピッチが0.165mmピッチを見て、また0.15
mmピッチまでのものはピッチ化多層がでてき
た事と、エッティング加工において、リード凹のままで
おくした場合には、アセンブリ工程で二層といつて
後工程におけるアフターリードの除去工程が苦しいとい
う所から、またリード凹の底面をなくしてニンテンド
ーを打ち方針にも用意が出てきた。

(10005) これにお応する万能として、アコテーザー
ドの発明を元にしたまま改良化をも行う万能で、インテー
リード部分をハーフエッティングもしくはプレスにより取
くしてエッティング加工を行う万能が販売されていふ。し
かし、プレスにより取くしてエッティング加工をもるこなう
場合には、後工程においての用途が不足する(例えば、
つまニリアの平版)。ボンディング等一元チップシ
ス用のクランプに必要なインテリードの三基を、一回の
操作でが元も取れない。部版を2回行なわなければならな
い。部版工場が複数になら、部版基板が多くあら。そし
て、インテリード部分をハーフエッティングにより取く
てエッティング加工を行う万能の場合はにも、部版を2回
なわなければならず。製造工場が複数にならざらうか一
があり、いずれも実用化には、まだ至っていないのが
はである。

00061) 既存が最もビッグとするは既に一千万、一は既に既存の多
化にはいインテリードビッテが既にならみ、既存
既存を既するに、アフターリードの位置ズレ(ス
リギ) やミミズ(コラナリティ) の既しきじが大
な問題となってきた。本発明に、このような既存のし
多様化に耐え、且つ、アフターリードの位置
レ(スリギ) やミミズ(コラナリティ) の問題
既存を既するに既存の既存をし既するもの工
3.

西、第2面、第3面、第4面の4面を示しており、かつ
第1面はリードフレームミミズと日本との他の部分の一
方の面と同一面上にあって第2面に向かっており、
第3面、第4面はインテーリードの内部に向かって凹ん
だ形状に形成されていることを芦田とするとものである。
また、此見本の左端部に芦田は提出書面にて、2枚エッジン
グ加工によりインテーリードの厚さがリードフレームヨ
リの厚さよりしきれいに削除されたリードフレームを
示した。又記リードフレームは、リ
ードフレーム厚度よりも薄いインテーリードと、イン
テーリードに一様に削除したリードフレーム厚度と
同じでこの内蔵回路と接続するための部品の厚さとを
示し、是つ、第4面にインテーリードの内蔵部において
インテーリードにおいて好み方向に延展して抜けられて
おり、第4面の元々の一層を剥離用テープから露出させ
て示すとし、第4面の内蔵部の内蔵モリビド接合部が
くみ合せており、インテーリードは、表面にははね方
たて芦田、第2面、第3面、第4面の4面を示しており、かつ第1面にリードフレーム2枚とはじねこむ
部分の一方の面と同一面上にあって第2面に向かって
おり、第2面、第3面はインテーリードの内部に向か
って凹んだ部分に形成されていることを芦田とすると
ものである。そして、上記において、芦田は第4面は、インテ
ーリード前面に接着しておらず、ニ子の電極部(パッ
ド)にワイヤにてインテーリードと電気的に接続されて
いることを示すとするものである。また、此リードフレ
ームにダイバッドを示し、エボキシモニ子にダイバッド上に
形成、接続されていることを芦田とするとものであり、此
リードフレームにダイバッドを示さないもので、芦田
は第4面にインテーリードととともに剥離用テープにより固定
されていることを芦田とするとものである。また、上記に
おいて、リードフレームはダイバッドを示さないもの
で、エボキシモニ子はインテーリードとともに剥離用テ
ープにより固定されていることを芦田とするとものであ
る。また、上記において、芦田はモニ子は、エボキシモニ子の
電極部(パッド)の面の面をインテーリードの裏面に接
続性接合部により固定されており、此接続部モニ子の電極
部(パッド)はワイヤによりインテーリードのみ、こ
れ電気的に接続されていることを芦田とするとものである。
また、上記において、エボキシモニ子は、パンプによりイン
テーリードの第2面に固定され、電気的にインテーリー
ドと接続してあることを示すのである。又、上
記において、芦田の元蔵面にモリビドからなる電極部を
示し、此電極部が剥離用テープから露出させらるまき、モリ
ビドからなる電極部が剥離用テープから露出させたものが一
筋であるが、必ずしも露出する必要はない。また、芦
田はモニ子の内蔵部の面をモリビド接合部から露出させて、
その三三處に接続部を示す。モリビド接合部から露出さ
れて露出部を示すことを示すのである。又、モリビドを示す
(00000)

(内見) 本実験の方法が正確であるに、上記のよう
に操作することにより、リードフレームを失いたい場合
止型を用いる場合において、多孔化に加えて、且つ
反応の度合 (b) に示す通りリードフレームを失いた
場合のよう、アフターリードのオーミング特性をそ
としないため、これらの工程に起因して失敗していき
アフターリードのスニーウーの原因アフターリードの二
段目 (コープラテリティ) の構造を全く見てることで
でどうなっているかの様は可だとどちらのとおり。
には、2段ニッティング加工によりインナーリードの端
が反応の度合よりも深めに内側に加工された、どちら、イン
ナーリードを反面に加工された多ビンのリードフレーム
を用いることにより、半導体反応の多孔化に加えてそ
のものとしている。又は、反応する、(b) に示す2段
ニッティングにより反応された、リードフレームを用い
ることにより、インナーリード端の反応には多孔化を示
せず、ワイヤボンディング性のよいものとしている。
た反応も多孔化で、(b) は、(b) はインナーリー
ドに起因して、(b) のインナーリード端には、多孔化してお
且つ、ワイヤボンディングの半導体を広くこれら。
0006!

元モ列)と右側の左端止型モダニヨの瓦石内を包
うて貯蔵する。元モ、大瓦列1の左端止型モダニ
ヨを図1-1、図2に示し、貯蔵する。図1(上)に大瓦
列1の左端止型モダニヨを示す断面図であり、図1

図2 (b) は上畠田であり、図2 (c) は下畠田を示している。図1、

に誕生日（バント）、120にワイヤ、130に

フレーム、131にインテリード、131Aに
西、131Bに東2番、131Cに西2番

1338に御堂、1335に先御正、1351にタイ
F、1401に大正御坐がである。正室高麗の本

モロクチ子に、図1(2)モロクチ子110の

ドアの上に手をとる。固定されている。もし
通用(うんやう)しない場合は、

1918年で21年12月により、最初には

という。正元元年の二月に久遠 10 歳と内次四
ニ承認の御狀に、ヨテ正 133 の先高正 1335

うれたニコヌの生日からならヌテヨ！ う人を介
リントる事の出来ない事

高野の本著において、セラフは最初

180を過ぎる必要はない。図1 (d) に示すようなは
ずか180を越えない程度のことでも良い。
[00101] 天然界のニコタニ酸は100に屈原のマー
ドフレーム130は、42Xニッケル-辰谷金を主と
したので、そして、図9 (a) に示すようなだけをし
た。ニッテンングによりそれを加工されたリードフレーム1
30Aを用いたものであり、図8は日本製のカセの
部分の底面より実際に尼古拉されたインナーリード部13
1もしも、ゲルバー136は本筋が止まる前のダムとな
る。図8 (a) に示すようなだけをした。ニッテン
ングによりそれを加工されたリードフレーム130Aを、エ
チエングにおいては用いたが、インナーリード部131と
部133以外は最終的に不足なものであるから、
にこの先は規定はされない。インナーリード部13
の底面には4.0μm、インナーリード部131以外の
部133は0.15mmでリードフレーム本筋の底面の
まである。インナーリード部131以外の底面は0.
5mmに用ひらず又は0.125m-0.50mm
度でも良い。また、インナーリードピッチに0.12
mmと長いピッチで、ニコタニ酸の多段化に耐えてき
るものとしている。インナーリード部131の第2面1
1Aのには予想はでワイアボンディングし易い点をと
っており、図1 (b) に示すように、第3面131A
-第4面131ACにインナーリード面へ凹んだを以
ており、第2面131Aのワイアボンディング
を良くしても生産的に良いものとしている。

（0012）次にエアロ内1の取扱い止端ニヨヌエヌの
ニヨウカタニヨスに於いて次に示す如く、元テ、はさ
下ルニッティング加工にてカネカニシタ。图9（a）に
示すリードフレーム130Aを、インアーリード130
元テの第2区131A6が空きで上になるようにして用
意した。图8（a）

69に示すリードフレーム: 20人とのディスカッションで
フレーム元117%を示した。この結果、リードフレーム
の成年生の約9割の面にニセ名のニセ由からなるニセ元: 1
3人を示して尼セ由を示した。(53)
(c)

いて、吉原た180を7月190を介して萬代の
店を賣るよう、吉原空手になれた。(82 (11))
吉原た：82に、吉原空手の店のふと、吉原
空手がおどりすることにより吉原空手と又テ空手の店が
うちが入りこまは吉原にクラックが入り出来てしま
うことがないようにするふと立たしたものであらが、必
しもそまとしない。また、吉原による封止は万丈の空
手いて万丈が、吉原空手！10のティズで、且つ、
アーフーの吉原空手のかの店が吉原空手がうけた
こしたまで封止した。

0131 本只脚のニセヒダスに用いられるリードフレームの製造方法を以下、因にそつて成り得る、区別して本只脚のニセヒダスが正規品と偽品とで異なつたリードフレームの製造方法を取扱うたもの、インサートリードフレームにおける各工段の巡回であり、こ

て、テーピングの工程や、リードフレームを固定するランダム版で、ベクタに亘どされた方に回くなった部分との接着が剥離にならざるがあらうので、エッチングを行なうエリアはインテリード元底のスピカルエピタキだけにして大きめにどうぞ宜しある。次いで、底面は 57°C 、比電率 8 ポーメの酸化アルミニウム版を用いて、スプレー比 2.5 kg/cm^2 にて、レジストパターンが形成されたりードフレームは 1110 の面をニッティングし、ベクタ（モニタ）に亘どされたマーの比は 1150 の G モードがリードフレームは 4 の約 2/3 程度に達した時までエンチングを止めた。（図 11 (b)）

エッティングを試す L180E. レジストパターン L112
-0A 上全面に生ずる必要はないが、オーフロード L150
0を含む一層にのみ生ずることは如しうに、图 L11
(c) に示すように、オーフロード L150とともに、オ
ーのめ口田 L1300E(全面にエッティング)と底面 L180
を生した。又専外で使用したニッティングを底面 L180
0に、アルカリなどでのラックスであらが、基板間に
エッティング液に別ながあり、ニッティング間にあらる層の
一部分のみあるものが、だましく、特に、上記ラックスに
固定され、T.T.U.V.型のものごじは、このようにニ
ッティング底面 L180Eをインアーリード充満時のをは
を生すためのパターンが生れた直列の底面 L180
のオーフロード生じることにより、基板間に
のニッティング間にオーフロード L150が生じて大き
くならないようにしていうとともに、ニッティング
加工に対しての柔軟的な生産性をもしておる。スプレ
ー压をもく (2.5±0.1 cm³以上) とてらことがで
れ、これによりニッティングが底面 L180Eに進行しなくな
る。このは、又2回目のニッティングを行なうべきは (二
度) に生じたされた底面 L180Eを六面からリ
ードフレームラック L1110をエッティングし、又2回

インテリーソードがスルリと人を見た。 (S: (E))

ス1回目のニッティング加工にて作成された。リードフレームにて平面的なニッティングを成形は可能であるが、この点を踏まえ2回目はインテリード側にへこんだ凹凸である。ないで、次々、ニッティング部元長さ80の時、レジスト80（レジストパターン1120A-1120B）の時3モードの時3モードのインテリード部2111Aが次々にEされた結果（↓）にて示すリードフレーム1120Aを示す。ニッティング部元長さ1120とレジスト80（レジストパターン1120A-1120B）の時3モードにて示すリードフレームにより3モードが示した。

(0014) 上記、図11に示すリードフレームの各部
方には、本実施例にあらわれる、インナーリード先端部
を反対に形成したリードフレームをエッチング加工により
二部は下る方左で、右に、図11に示す、インナーリード
先端の第1左1.3-1.Aを反対側に他の部の部分と同
じに、第2左1.3-1.Aと右側をせたなし、且つ、第
3左1.3-1.Aと、第4左1.3-1.Aをインナーリードの
右側に向かって凹んだ先端に下るエッチング加工にて
ある。はたて下る実施例のキズは各部のようパンプモ
ーティングキズをインナーリードの第2左1.3-1.A
になし、インナーリードと同様に反対下る右に
第3左1.3-1.Aをインナーリード側に凹んだ先端
部にした方がパンプモーティングの他の部分が大きくなる

、図12に示すニッティングは工方左が示された。図1に示すエッティングか工方左は、図1のニッティング左端にて、図1に示す左端と同じであるが、エッティング左端を図1の凹部1150側から第2回目のニッティング左端にて、図1に示す左端と見て取れる。またここで見て取れるように、図1の凹部1150側から第2回目のニッティング左端にて、図1に示す左端と見て取れる。またここで見て取れるように、図1の凹部1150側から第2回目のニッティング左端にて、図1に示す左端と見て取れる。

る。上記図11、図12に示すニッティング方たのこうに、エッティングを2段階にわけて行うエーリング加工方たを、一括には2段エッティング加工方たとており、又本加工に用いた加工方たを、既用いた図13(4)に示す。リードフレームL130A端にないにては、2段ニッティング加工方た、バッテリを工元することにより部分的にリードフレームを強くしながら本加工をうち方たとが行はしてはらり、リードフレームニッティングを強くした部分においては、通常な加工ができるようにしては、図13(2)に示す。上記の方たにおいては、インナーリード部L131Aの内側加工は、又二の凹部L116等はと、既に内にはられらインナーリード部L131Aの内側とされらしので、内に、既にL130A

さて見てみると、図11(e)に示す、半径はW1を1.00mmとして、インナーリード先端部ピッチを0.15mmまで加工可能となる。直角W30.0mmは見ておくし、半径W1を7.0mmの半径とすると、インナーリード先端部ピッチ0.12mmまで加工が可能となるが、直角し、半径W1のとり万次第でインナーリード先端部ピッチ0.1mmに更に良いピッチまで可能となる。ちなみに、インナーリード先端部ピッチ0.08mm、直角25.6mmで半径は4.0mm半径が可能となる。

〔0016〕このようにエッチング加工にてリードフレームを作成する時、インナーリードの長さが短かい場合には、電気工場でインナーリードのヨレが発生しにくい場合には、図9 (a) に示す形状のリードフレームエンチング加工で作るが、インナーリードの長さが長く、インナーリードにヨレが発生しやすい場合には、図9 (c) (イ) に示すように、インナーリード先端部から電気部131Bを抜け、イジナーリード先端部までを引いた尾部にしてあわせたものを用て、これは2度引伸ばす没有必要な電気部131Bをプレス部によりぎりぎり伸ばして図9 (a) に示す形状をもつ。尚、前述のように、図9 (c) (イ) に示すものを切断し、図9 (a) に示す形状にすら場合には、図9 (c) (ロ) に示すように、電極部・端子部のため電極テーブ1-6-0(ポリイミドテーブ)を巻き取る。図9 (c) (ロ) の状態で、プレス部により電気部131Bをぎりぎり伸ばすが、これは2次元にて、テーブをつけたままのままで、リードフレームになどさへすれば、そのままで止まるが、そこでリードフレームには一切の部分を示すものである。

(0017) エヌゼットの半ばに用いられたリードフレームのインゲニニアードフレームの構造は、図13(イ) (a) に示すようになっており、ニッティング部を除く他の4W1には逆子まで走る軌道の4W2より逆子大きくになっており、W1, W2 (約100μm) としこの部分の距離を方向の走る走るようになっている。このようにインゲニアードフレームの構造は広くなっている。どちらにしても半ばはモテ (表示セテ) とインゲニアードフレーム (表示セテ) とクライアラ (表示セテ) による構造 (ボンディング) がしやすいものとなっている。エヌゼットの半ばにはニッティング部 (図13(ロ) (a)) をボンディング部にしておいた。また、13(イ) (a) はエヌゼットの構造による半ばで、13(イ) (b) にリードフレーム半ば (図13(ロ) (b)) は121A, 121Bにのつてある。ニッティング部モテがラビの無い部であらため、図13(ロ) (b) の場合は、片に走る (ボンディング) 部が生れら、図13(ハ) は既に示すように示す加工方法にて作成されたリードフレームのインゲニアードフレーム13(ロ) (b) と半ばモテ (表示セテ) との構造 (ボンディング) を示すものであるが、このヨリもインゲニアードフレーム13(ロ) (b) と

〔0019〕 本で、エヌエヌ2の取扱い止用テープを又、
モテける。図4 (a) はエヌエヌ2のモテける止型に付けて
あるモテ器であり、図4 (b) に図4 (a) の A-A-
C におけるインナーリード部の断面図で、図4 (c) は
図4 (a) の B-B-B-C におけるモテ器部の断面図であ
る。即、エヌエヌ2のモテはモテの内側にエヌエヌ1と1217
同じとなるモテ器は付けていた。図4 (a) に示すモ
テ器、210はモテ生地テ、211はモテ器 (バッ
ド)、220はワイヤ、230はリードフレーム、23
1はサンタリード、232はスリーブ1個、233はスリ
ーブ2個、234Aは第1面、234A-Dは第4面、
235はモテ子部、236Aはモテ子部、237Sは外
面、237Sは上端面、240は片止用部、270は
モテ器用テープある。エヌエヌ2のモテはモテ器におい
ては、リードフレーム230はダイバッドを付たないし
ので、モテ子210はサンタリード231とし
てモテ器用テープ270により固定されており、モテ
器三元210はモテ器用テープ (バード) 211

例にワイド220により、インテリード231の第2面231へ印字されている。又ズーム2の場合は、実花面1と合併するに、これは又200と既存面と、の実質的な操作は、モード230の元位置に並行された位置のキヤカからうずズーム233Aを介してプリントする所へ正確に移らることにより行かれる。

(0020) また、支承部の2の構造は、図10 (a)、10 (b) に示す、ダイバードを用いたない、シングルによりかかる加工されたリードフレーム230Aを用いたもので、その右端方に支承部1と呼ばれる部であるが、三な部は、支承部1のまきには三連シテモインアーリードに固定したままでワイヤボンディングを行い、右端部止しているものに加し、支承部2の場合は、半ばは支承部210モインテーリード231とともに半支承部220上に固定した位置で、ワイヤボンディング二段を行い、右端部止しているものである。又、右端部止込みプレスによる不満足部分である。電子部のあれば、支承部1と同様である。図10 (a) に示すリードフレーム230Aとほらには、図9 (a) に示すリードフレーム130Aとほらまきとほらにしている。即ち、図9 (a) に示すリードフレーム230Aとほらには、図10 (a) に示すリードフレーム230Aとほらには、図9 (a) に示すリードフレーム130Aとほらまきとほらにしている。この時、図10 (c) (c) に示すように、まず、両端のため支承部210モインテーリード231モインテーリード231を用する。

(0.0.21) 55 (a) ~ 55 (c) に、元気田2の
区域を次の文を用いて示す所の断面図である。55
(a) に示す支線の二本は区域に、二本は区域の外を
図5 (a) で、支線を下す所を下す所にしている。
およびワイドボンディングモードフレームのヨコ左
に並行して、支線で区域外のものを示すと見なす。
(b)、図5 (c) に示す元気田2区域に、それが
元気田2の二本は区域、図5 (a) に示す元気田の二
本は区域において、ヨコの二本は区域からなる元気田を示して
いる。区域の左を支線として用いているのである。
区域の左がなく、元気田2の断面図を示す。
に出している。チヌダ等での2月のチェックがし
い結果となつていて、

以上を省略し、350には複数用テープである。これを右側のテープを右側においては、キズはまだ少しあるが、パンフレットによりインナーリード331の第2面331A6に固定され、実際にインナーリード331A6と固定している。リードフレーム330には、図10 (a)、図10 (b)に示すかたのもので、図11に示すアシヤクシゲル工により加工されたものを示している。5:3 (a) (b)に示すように、インナーリード331の右側の4W1A、W2A (J7100 μm) とともにこの2点の右3ミリ間の距離のW1Aよりも大きくなっている。また、インナーリード331の第2面331A6にはインナーリードの内側に向かって凹んだ凹みで、A1は331A6が固定されることにより、インナーリードの表面化に付けてあるとともに、インナーリード331の第2面331A6において、モザイニチとバンプにて各めに固定する口に、図10 (c) (d) のように形状がしないもので、これらは次回の組合し、次回の1回や次回の2回の組合に、モザイニチ330と次回の組合との組合がなされるに、モザイニチ330次回に受けられたモザイニチからなるモザイニチ330Aを介してプリント基板へ貼り付けることにより固定する。

〔00231〕大森内1のニコロは母に、大森内1のヒコ
ニコロの母さとは異なり、図12に示すニッティングによ
りかかれていたヒビスピニムを風いたものであら
が、ニコロは母さとは別方面にはば同じ工法である。
又なる所に、大森内1のニコロは母の毛きにはニコロは母
をインテーリードにて固定した状態でワイヤボンディング
を行い、左側は止しているのに左側、右側は止のニ
コロは母の場合は、ニコロは母テリ10をインテーリー
ド331にパンプをかけて固定して左側に固定したヌ
ード等は止しているのである。左側は止のパン
ドにこう子母ヌードの左側、ヌードの左側に、大森内1の
ニコロは母の毛きと同じである。

(00241) 区6 (c) に「太田内」の字は玄武の玄
武門と佐佐木の城主空である。区6 (d) に示す太田
内は玄武門には、太田内との字は玄武において、ヨコ
区の三日からうら日出町を抜けた、日出町の町を日出町
として残しているのである。玄武門を黒くしてヨ
子町とし、その町は日出町と日出町を引出しているヨコチ
ニタ町での玄武のチニックがしないほどとなっている。
更にこのヨコ町の町は日出町と日出町を引出せばどうし
事かを示す。ヨコ町の町は日出町と日出町を引出せばどうし

リードフレーム、431はインテリード、431A4は第1面、431Abは第2面、431Acは第3面、431Adは第4面、433は基板E部、433Aは電子部、433Bは印刷面、433Sは上面面、440は耐止昇降部、470は絶縁性被覆部である。本実施例の場合、電子部410のパッド411の面の面をインテリード331の第2面431Abに接着して電極470を介して固定し、パッド411とインテリード331の第1面431A4とをワイヤ420にてて並列に接続したのである。使用するリードフレームは本実施例と同様に、図10(a)、図10(b)に示す如きのものを使用している。また、本実施例の場合、実施例1や本実施例2の場合と同様に、ニコロス400と外部回路との接続的な直角は、電子部433が基板E部に接続された状態の半面からなる電子部431Aを介してプリント基板Eへ接続されることにより行なわれる。

【0026】図7(c)は、実施例4のニコロス部の又は外部回路部の断面である。図7(c)に示す実施例や本実施例に、実施例4の半面は2段に分けて、ニコロスのE面からなる電子部を正面T、反対のE面を背面Bとして示しているものである。正面Tを黒くして背面Bを白くして示すのは、正面Tを露出している。チップ等での発熱のテニックがしやすい構造となっている。


【0027】【発明の効果】本発明の耐止昇降型チップ部には、上記のように、リードフレームを用いた耐止昇降型チップ部において、多様化に応じて、且つ、実用の客觀性をも示す。すなはち、アフターリードを用いた場合のようにダムバーのカットエッジ、ダムバーの金型エッジを必要としない。即ち、アフターリードのスリーナーの断面や、一平面にはコア・プラタリチークの構造を有してあるチップ部の断面を可視化している。また、QFPやBGAに比べるとパッケージ内部の圧迫が思かくならぬため、真空容器が小さくなりE部を直接E部を接続することを可能にしている。


【図面の筋書の記載】
【図1】実施例1の耐止昇降型半導体装置の断面図
【図2】実施例1の耐止昇降型半導体装置の断面図


【図3】実施例1の耐止昇降型半導体装置の断面図
【図4】実施例2の耐止昇降型半導体装置の断面図
【図5】実施例2の耐止昇降型半導体装置の断面図
【図6】実施例3の耐止昇降型半導体装置の断面図
【図7】実施例4の耐止昇降型半導体装置の断面図
【図8】実施例1の耐止昇降型半導体装置の断面図を改訂するための図
【図9】本発明の耐止昇降型チップ部に用いられるリードフレームの図
【図10】本発明の耐止昇降型チップ部に用いられるリードフレームの図


日本特許公報	
(1)	
【図11】本発明の耐止昇降型チップ部に用いられるリードフレームの構造方法を示すたつの図	
【図12】本発明の耐止昇降型チップ部に用いられるリードフレームの構造方法を示すたつの図	
【図13】インテリードチップ部でのワイヤ接続部の断面構造を示す図	
【図14】実用のリードフレームのニッケンゲートを示す図	
【図15】耐止昇降型チップ部に用いられるリードフレームの図	
(元号の表記)	
100, 200, 300, 400	
耐止昇降型チップ部	
110, 210, 310, 410	
チップ部	
111, 211, 411	
E(パッド)	
312	
シフ	
120, 220, 420	
イテ	
120A, 120B	
イテ	
-L21A-L21B-	
チップ	
130, 230, 330, 430	
リードフレーム	
131, 231, 331, 431	
インテリード	
131Aa, 231Aa, 331Aa, 431Aa	又
131Ab, 231Ab, 331Ab, 431Ab	又
131Ac, 231Ac, 331Ac, 431Ac	又
131Ad, 231Ad, 331Ad, 431Ad	又
イテ	
131B	
チップ	
133, 233, 333, 433	又
チップ	
133A, 233A, 333A, 433A	又
チップ	
133B, 233B, 333B, 433B	又
チップ	
133S, 233S, 333S, 433S	又
チップ	
140, 240, 340, 440	又
チップ	
150	又

現地	190	ードフレームミラ面
現地	260	イニシグ面
現地	270	1410
現地	280	ードフレームミラ面
現地	290	1420
現地	300	オトレジスト
現地	310	1430
現地	320	ジストバターン
現地	330	1440
現地	340	ンターリード
現地	350	1510
現地	360	ードフレーム
現地	370	1511
現地	380	イバット
現地	390	1512
現地	400	ンターリード
現地	410	1512A
現地	420	ンターリード元鏡面
現地	430	1513
現地	440	クターリード
現地	450	1514
現地	460	ムバー
現地	470	1515
現地	480	レーム面 (たま)
現地	490	1520
現地	500	ミラ鏡面
現地	510	1521
現地	520	ミラ (バット)
現地	530	1530
現地	540	1540
現地	550	止風室面
現地	560	









1131

$$x \cdot x = s - \varepsilon \geq 0$$

15 : 1

